DC‐16 GHz GaAs track‐and‐hold amplifier using sampling rate and linearity enhancement techniques
| Autor: | Y.-A. Lin, Hong-Yeh Chang, Yu-Chi Wang |
|---|---|
| Rok vydání: | 2018 |
| Předmět: |
Total harmonic distortion
Materials science Spurious-free dynamic range Amplifier 020208 electrical & electronic engineering Transistor Bandwidth (signal processing) Distributed amplifier Linearity 020206 networking & telecommunications 02 engineering and technology law.invention law 0202 electrical engineering electronic engineering information engineering Electronic engineering Electrical and Electronic Engineering Jitter |
| Zdroj: | Electronics Letters. 54:83-85 |
| ISSN: | 1350-911X 0013-5194 |
| DOI: | 10.1049/el.2017.3372 |
| Popis: | A DC-16 GHz track-and-hold amplifier (THA) using 0.15-μm enhancement-mode GaAs pseudomorphic high-electron mobility transistor process is presented. A switched source follower (SSF) track-and-hold (T/H) stage is modified to enhance the sampling rate and linearity. The input-dependent timing jitter is highly reduced using the modified topology as compared to the conventional SSF T/H stage. Moreover, the even harmonics are successfully suppressed using the differential topology, and the spurious-free dynamic range (SFDR) and total harmonic distortion (THD) are improved. To widen bandwidth (BW), the input and output buffers are designed using the distributed amplifier and source follower, respectively. With a sampling rate of 13.5 GS/s, the proposed THA features a measured 3-dB BW of 16 GHz, an SFDR of 46 dB, and a THD of −45 dB. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|
Plný text