Aging-aware adaptive voltage scaling of product blocks in 28nm nodes
| Autor: | Vincent Huard, Florian Cacho, Chittoor Parthasarathy, A. Benhassain |
|---|---|
| Rok vydání: | 2016 |
| Předmět: |
Scheme (programming language)
Digital electronics Engineering business.industry 020208 electrical & electronic engineering Work (physics) Process (computing) Context (language use) 02 engineering and technology Product (mathematics) 0202 electrical engineering electronic engineering information engineering Electronic engineering business computer Degradation (telecommunications) Efficient energy use computer.programming_language |
| Zdroj: | 2016 IEEE International Reliability Physics Symposium (IRPS). |
| Popis: | This work provides elements to highlight the fundamental elements towards an Aging-aware Adaptive Voltage Scaling (A-AVS) scheme of digital circuits. Through main milestones including monitors' definition and insertion flow, monitors' characterization (mean and spread), the A-AVS scheme is assessed on real product blocks in 28nm High-K nodes. This study offers new perspectives towards the trade-off between product hardening and energy efficiency with respect to aging-induced slow-down, especially in context where Adaptive Voltage Scaling (AVS) is used to compensate for process centerings. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|