Optimization and CMOS design of chaotic oscillators robust to PVT variations: INVITED
| Autor: | V. H. Carbajal-Gómez, Esteban Tlelo-Cuautle, Jesús M. Muñoz-Pacheco, Carlos Sánchez-López, Francisco Vidal Fernandez-Fernandez, Luis Gerardo de la Fraga |
|---|---|
| Rok vydání: | 2019 |
| Předmět: |
Computer science
020208 electrical & electronic engineering Chaotic Hardware_PERFORMANCEANDRELIABILITY 02 engineering and technology Lyapunov exponent Integrated circuit design Chaos theory 020202 computer hardware & architecture Nonlinear Sciences::Chaotic Dynamics symbols.namesake CMOS Hardware and Architecture Control theory Robustness (computer science) Attractor Hardware_INTEGRATEDCIRCUITS 0202 electrical engineering electronic engineering information engineering symbols Sensitivity (control systems) Electrical and Electronic Engineering Software |
| Zdroj: | Integration. 65:32-42 |
| ISSN: | 0167-9260 |
| DOI: | 10.1016/j.vlsi.2018.10.010 |
| Popis: | Edward Lorenz was an early pioneer of the chaos theory. He discovered that small changes in initial conditions produce large changes in long-term outcome, and introduced a chaotic attractor already known as Lorenz chaotic oscillator, which produces a butterfly-like behavior. This and all kinds of continuous-time chaotic oscillators can be simulated with different numerical methods. However, a bad choice of the step size and/or parameters of the mathematical models can produce errors or even mitigate the chaotic behavior. These issues are related to the main property of chaotic oscillators, the high sensitivity to the initial conditions, which is quantified by evaluating the maximum Lyapunov exponent (MLE). The Lorenz and other representative oscillators like Lu, Chua's circuit and Rossler have been implemented using different discrete electronic devices and few ones with integrated circuits (IC) using CMOS technologies. Designing CMOS chaotic oscillators is challenging because a very small variation in their parameters from their mathematical models or in the sizes of the MOS transistors may suppress the chaotic behavior. This article describes how to perform a successful simulation and optimization, and how to synthesize the mathematical models using CMOS technology. The application of metaheuristics to optimize MLE by varying the parameters of the oscillators, and the optimization of the CMOS IC design to guarantee robustness to process, voltage and temperature (PVT) variations, are discussed. Finally, we discuss issues on the application of chaos generators in random number generators, robotics and chaotic secure communication systems. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|
Full Text from ScienceDirect