An AES crypto chip using a high-speed parallel pipelined architecture
| Autor: | W. David Pan, Seong-Moo Yoo, John Blizzard, Deen Kotturi |
|---|---|
| Rok vydání: | 2005 |
| Předmět: |
Computer Networks and Communications
Computer science business.industry Pipeline (computing) Advanced Encryption Standard AES implementations Encryption Disk encryption hardware Disk encryption theory Artificial Intelligence Hardware and Architecture AES instruction set Embedded system business Throughput (business) Software |
| Zdroj: | Microprocessors and Microsystems. 29:317-326 |
| ISSN: | 0141-9331 |
| DOI: | 10.1016/j.micpro.2004.12.001 |
| Popis: | The number of Internet and wireless communications users has rapidly grown and that increases demand for security measures to protect user data transmitted over open channels. In December 2001, the National Institute of Standards and Technology (NIST) of the United States chose the Rijndael algorithm as the suitable Advanced Encryption Standard (AES) to replace the Data Encryption Standard (DES) algorithm. Since then, many hardware implementations have been proposed in literature. We present a hardware-efficient design increasing throughput for the AES algorithm using a high-speed parallel pipelined architecture. By using an efficient inter-round and intra-round pipeline design, our implementation achieves a high throughput of 29.77 Gbps in encryption whereas the highest throughput reported in literature is 21.54 Gbps. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|
Full Text from ScienceDirect