The Design and Implementation of Fast Machine Protection System for CSNS
| Autor: | Zhu, Peng, He, YongCheng, Jin, Dapeng, Wang, Lin, Wu, Xuan, Xue, Kangjia, Zhang, Yuliang |
|---|---|
| Jazyk: | angličtina |
| Rok vydání: | 2022 |
| Předmět: | |
| DOI: | 10.18429/jacow-hb2021-mop27 |
| Popis: | The high-quality of fast machine protection system(FPS) is one of the significant conditions for the stable and reliable operation of the Chinese Spallation Neutron Source (CSNS) accelerator. Based on the design concept of high availability, high reliability and high maintainability, we adopt the distributed architecture based on "high-performance Field Programmable Gate Array (FPGA) chip + Gigabit Transceiver with Low Power (GTP)+ VME bus read and write by real-time", which is demonstrated the superior performance to satisfy the requirements of the CSNS accelerator during commissioning and operation. The main design and implementation include: (1) develop diversity signal interface boards achieving a flexible interaction; (2) explore and realize protection strategies improving beam efficiency; (3) self-define and implement the creative and practical functions enhancing the robustness of the system, such as signal heartbeat monitoring, fail-safe mechanism, automatic reset, and so on. The CSNS accelerator fast machine protection system has been put into operation for nearly five years with strong operability and availability, thorough traversal and response time-consuming tests. Proceedings of the 64\textsuperscript{th} ICFA ABDW on High-Intensity and High-Brightness Hadron Beams, HB2021, Batavia, IL, USA |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|