The Overshoot Reducing Method In Voltage Regulators In SAED 14nm FinFet Technology
| Autor: | Vahagn A Aghababyan, Ghazaryan Lilit, Petrosyan Gegham, Artur A. Petrosyan, Artur Kh. Mkhitaryan, Vazgen Melikyan, Ruben H. Musayelyan |
|---|---|
| Rok vydání: | 2019 |
| Předmět: |
010302 applied physics
Computer science Process (computing) Hardware_PERFORMANCEANDRELIABILITY 02 engineering and technology Integrated circuit Voltage regulator 01 natural sciences 020202 computer hardware & architecture Compensation (engineering) law.invention Work (electrical) Filter (video) law Control theory 0103 physical sciences Hardware_INTEGRATEDCIRCUITS 0202 electrical engineering electronic engineering information engineering Overshoot (signal) Voltage |
| Zdroj: | 2019 IEEE 39th International Conference on Electronics and Nanotechnology (ELNANO). |
| DOI: | 10.1109/elnano.2019.8783708 |
| Popis: | This paper continues the main idea of previous research, where the fictive load was used to improve the overshoots in voltage regulators. The idea of this work is the decreasing of the existing voltage overshoot value in the regulators with 7 times by adding a digital-controlled fictive load as a compensation circuit to the actual load instead of the high-pass filter controlled load. The latter ensures more independent operation of the whole system on the process, voltage and temperature variations. Meanwhile compared with the previous method, this new scheme occupies about 4 times less area equal to 0.8um2, of the integrated circuit. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|