| Autor: |
Scott C. Best, Chuck Yuan, John Wilson, Joong-Ho Kim, Ravi Kollipara, Thomas Giovannini, Michael Ching, Ian Shaeffer, Dan Oh |
| Rok vydání: |
2009 |
| Předmět: |
|
| Zdroj: |
2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems. |
| DOI: |
10.1109/epeps.2009.5338468 |
| Popis: |
Today's high performance computing memory systems mainly consist of with DDR3 DRAMs offering 800Mb/s to 1600Mb/s data rates. Extending the performance of these main memory systems beyond the current data rate is quite challengeable as the signal integrity issues with physical channel remains relatively constant compared to the device performance which improves as process advances. This paper presents three key technologies which help the current memory architecture to reach the data rates of 1600~3200Mb/s without sacrificing memory capacity, increasing power consumption, or switching to more advanced differential signaling. These key features include FlexPhase™ timing adjustment to eliminate trace length matching, dynamic point-to-point signaling to increase memory capacity at high data rates, and near ground signaling to reduce IO signaling power. This paper demonstrates the benefits of these features from signal and power integrity point of view. |
| Databáze: |
OpenAIRE |
| Externí odkaz: |
|
