All-Digital On-Chip Monitor for PMOS and NMOS Process Variability Utilizing Buffer Ring with Pulse Counter
| Autor: | Toru Nakura, Kunihiro Asada, Makoto Ikeda, Jaehyun Jeong, Tetsuya Iizuka |
|---|---|
| Rok vydání: | 2011 |
| Předmět: |
Engineering
business.industry Pulse (signal processing) Electrical engineering Hardware_PERFORMANCEANDRELIABILITY Logic level Ring (chemistry) Buffer (optical fiber) Electronic Optical and Magnetic Materials PMOS logic Hardware_INTEGRATEDCIRCUITS Electronic engineering Positive bias Electrical and Electronic Engineering Process variability business NMOS logic Hardware_LOGICDESIGN |
| Zdroj: | IEICE Transactions on Electronics. :487-494 |
| ISSN: | 1745-1353 0916-8524 |
| Popis: | This paper proposes an all-digital process variability monitor which utilizes a simple buffer ring with a pulse counter. The proposed circuit monitors the process variability according to a count number of a single pulse which propagates on the buffer ring and a fixed logic level after the pulse vanishes. The proposed circuit has been fabricated in 65nm CMOS process and the measurement results demonstrate that we can monitor the PMOS and NMOS variabilities independently using the proposed monitoring circuit. The proposed monitoring technique is suitable not only for the on-chip process variability monitoring but also for the in-field monitoring of aging effects such as negative/positive bias instability (NBTI/PBTI). |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|