The circuit and physical design of the POWER4 microprocessor

Autor: J. Keaty, Joachim Gerhard Clabes, C. J. Kircher, Phillip J. Restle, John George Petrovick, James D. Warnock, Carl J. Anderson, B. A. Zoric, Byron L. Krauter
Rok vydání: 2002
Předmět:
Zdroj: IBM Journal of Research and Development. 46:27-51
ISSN: 0018-8646
DOI: 10.1147/rd.461.0027
Popis: The IBM POWER4 processor is a 174-milliontransistor chip that runs at a clock frequency of greater than 1.3 GHz. It contains two microprocessor cores, high-speed buses, and an on-chip memory subsystem. The complexity and size of POWER4, together with its high operating frequency, presented a number of significant challenges for its multisite design team. This paper describes the circuit and physical design of POWER4 and gives results that were achieved. Emphasis is placed on aspects of the design methodology, clock distribution, circuits, power, integration, and timing that enabled the design team to meet the project goals and to complete the design on schedule.
Databáze: OpenAIRE