LVS verification across multiple power domains for a quad-core microprocessor
| Autor: | Wei Li, Scott Van Sooy, Robert Rogenmoser, Daniel Blakely, Dian Zhou, Keven Dunn, David Kidd |
|---|---|
| Rok vydání: | 2006 |
| Předmět: |
Multi-core processor
Physical verification business.industry Computer science Process (computing) Chip Computer Graphics and Computer-Aided Design Computer Science Applications law.invention Power (physics) Microprocessor CMOS law Embedded system Hardware_INTEGRATEDCIRCUITS Electrical and Electronic Engineering business Power domains |
| Zdroj: | ACM Transactions on Design Automation of Electronic Systems. 11:490-500 |
| ISSN: | 1557-7309 1084-4309 |
| DOI: | 10.1145/1142155.1142166 |
| Popis: | A unique LVS (layout-versus-schematic) methodology has been developed for the verification of a four-core microprocessor with multiple power domains using a triple-well 90-nm CMOS technology. The chip is migrated from its previous generation that is for a twin-well process. Due to the design reuse, VDD and GND are designed as global nets but they are not globally connected across the entire chip. The standard LVS flow is unable to handle the additional design complexity and there seems to be no published literature tackling the problem. This paper presents a two-phase LVS methodology: a standard LVS phase where power and ground nets are defined as global nets and a multi-power-domain LVS phase where power and ground nets are treated as local nets. The first phase involves verifying LVS at the block level as well as the full-chip level. The second phase aims at verifying the integrity of the multi-power-domain power grid that is not covered in the first phase LVS. The proposed LVS methodology was successfully verified by real silicon. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|