| Autor: |
Jean-Michel Sallese, Maher Kayal, Pietro Buccella, Camillo Stefanucci |
| Rok vydání: |
2018 |
| Předmět: |
|
| Zdroj: |
Analog Circuits and Signal Processing ISBN: 9783319743813 |
| DOI: |
10.1007/978-3-319-74382-0_6 |
| Popis: |
This chapter discusses the validation of the EPFL substrate model against experimental data of parasitic couplings measured from specific test circuits fabricated in a HV-CMOS technology. The substrate model is based on a distributed network composed of three lumped components whose parameters must be calibrated. Therefore, a specific technology calibration methodology is developed and uses the electrical characteristics of simple structures such as diodes and bipolar transistors. Parasitic simulations are compared with measurements of substrate couplings in simple test structures, in a high-voltage H-Bridge, and in a rotor coil driver used in automotive alternators. The results are also discussed in terms of computational resources needed for the extraction and simulation of the substrate model. |
| Databáze: |
OpenAIRE |
| Externí odkaz: |
|
