4×4 Bit Multiplier using Adiabatic 2XOR and sleep mode transistor logic
| Autor: | Garima Bhargave, Jasdeep Kaur, Sarita Uniyal, Saumya Pandey |
|---|---|
| Rok vydání: | 2015 |
| Předmět: |
Adiabatic circuit
Pass transistor logic AND-OR-Invert business.industry Electrical engineering Logic family Hardware_PERFORMANCEANDRELIABILITY Integrated injection logic CMOS Logic gate Hardware_INTEGRATEDCIRCUITS Multiplier (economics) Hardware_ARITHMETICANDLOGICSTRUCTURES business Hardware_LOGICDESIGN Mathematics |
| Zdroj: | 2015 International Conference on Signal Processing, Computing and Control (ISPCC). |
| Popis: | This paper presents a 4×4 Bit Multiplier using two phase clocked adiabatic static CMOS logic (2PASCL) along with introduction of sleep mode transistor. Modified Adiabatic Multiplier and modified EXOR logic have been implemented on Tanner EDA tool using 180nm CMOS technology. This proposed multiplier attains power savings of 35% to 45% for clock rates changing from 20MHz to 100MHz as compared to existing 2PASCL Multiplier and about 56.25% reduction as that of conventional CMOS circuit at 100 MHz. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|