Overcoming scaling barriers through design technology CoOptimization
Autor: | Xuelian Zhu, Jia Zeng, Lars W. Liebmann, Guillaume Bouche, Jongwook Kye, Lei Yuan |
---|---|
Rok vydání: | 2016 |
Předmět: |
010302 applied physics
Engineering Process (engineering) Logic cell business.industry Node (networking) 02 engineering and technology 021001 nanoscience & nanotechnology 01 natural sciences Abstract concept Term (time) Logic synthesis Risk analysis (engineering) Computer engineering 0103 physical sciences 0210 nano-technology business Scaling Design technology |
Zdroj: | 2016 IEEE Symposium on VLSI Technology. |
Popis: | Design technology co-optimization (DTCO) is the term used to describe the process of deriving a competitive technology definition out of a number of increasingly complex trade-offs. DTCO is not a specific approach or methodology, but rather a commitment to closer collaboration between designers and process engineers born out of necessity to maintain value in semiconductor scaling. This paper aims to clarify this abstract concept through a series of examples encountered in scaling a logic cell from the N14 to the N3 technology node. |
Databáze: | OpenAIRE |
Externí odkaz: |