| Autor: |
Nicola Kissoon, Moyra Mc Manus, Ming Mao, Guido Schiffelers, David De Roest, Paulina Rincon Delgadillo, Abhinav Pathak, Victor Blanco, Etienne de Poortere, Daniele Piumi, Eric Hendrickx, Danilo De Simone, Gijsbert Rispens, Pieter Vanelderen, Yoann Tomczak, Frederic Lazzarino, Geert Vandenberghe |
| Rok vydání: |
2019 |
| Předmět: |
|
| Zdroj: |
Extreme Ultraviolet (EUV) Lithography X. |
| DOI: |
10.1117/12.2515503 |
| Popis: |
Enhanced EUV lithography (EUVL) resist performance, combined with optimized post processing techniques, are vital to ensure continued scaling and meet the requirements for the industry N5 node and beyond. Sequential infiltration synthesis (SIS) is a post lithography technique that has the potential to significantly improve the EUVL patterning process for stochastic nano-failures and line roughness, both major topics in EUV lithography research. SIS is an ALD-like technique that infiltrates polymeric photoresists, forming a metal framework using the lithography pattern as a template. Hardening of the photoresist improves the pattern quality and gives more flexibility to subsequent pattern transfer steps. We have evaluated the performance of SIS for an EUV Chemically Amplified Resist (CAR) platform printing 32 nm pitch line/space patterns and ultimately structures that are representative of standard semiconductor manufacturing. A combined lithography-SIS-etch process and a standard lithography-etch process were optimized for an industry relevant stack with pattern transfer into a TiN layer. This allows for the first time a justified comparison between a EUVL-SIS and a standard EUVL patterning process, showing the benefits of SIS regarding roughness, exposure latitude and nano-failure mitigation. Power Spectral Density (PSD) analysis accurately demonstrates and explains the type of roughness improvement. Nano-failure analysis is done by measuring large areas at different exposure doses and shows the improvement of the nano-failure free window when applying a EUVL-SIS patterning process. We conclude by examining to which extent combining the best lithography process with an optimized SIS step will lead to a better roughness and nano-failure performance, essential to meeting industry requirements. |
| Databáze: |
OpenAIRE |
| Externí odkaz: |
|
