Micro-bump Joining Technology for 3 Dimensional Chip Stacking

Autor: Yong-Ho Ko, Chang-Woo Lee, Young-Ki Ko
Rok vydání: 2014
Předmět:
Zdroj: Journal of the Korean Society for Precision Engineering. 31:865-871
ISSN: 1225-9071
DOI: 10.7736/kspe.2014.31.10.865
Popis: Paradigm shift to 3-D chip stacking in electronic packaging has induced a lot of integration challenges due to the reduction in wafer thickness and pitch size. This study presents a hybrid bonding technology by self-alignment effect in order to improve the flip chip bonding accuracy with ultra-thin wafer. Optimization of Cu pillar bump formation and evaluation of various factors on self-alignment effect was performed. As a result, highly-improved bonding accuracy of thin wafer with a 50µm of thickness was achieved without solder bridging or bump misalignment by applying reflow process after thermo-compression bonding process. Reflow process caused the inherently-misaligned micro-bump to be aligned due to the interface tension between Si die and solder bump. Control of solder bump volume with respect to the chip dimension was the critical factor for self-alignment effect. This study indicated that bump design for 3D packaging could be tuned for the improvement of micro-bonding quality.
Databáze: OpenAIRE