| Popis: |
With the limitations of CMOS technology scaling, rigorous research of alternate and competent technologies is emerged to impel the boundaries of digital computing. In this article, we proposed a simple, yet power and performance efficient methods of memory implementation. Present research attempts have been faithful to studying and performing these memory implementation techniques. In this article, we addressed the issues and described the current advanced methods of data storage. Conventionally, the WRITE operation in static memory consumes more power than the dynamic power associated with it because of the high-bit line voltage swing during the WRITE operation. This work presents the designing and characterization of ultra-scalable SRAM in terms of power and performance. The simulations are carried out using CMOS technology in cadence tool. The simulation results and functionality are distinguished with conventional memory units. |
