Characterization of Logical Effort for Improved Delay

Autor:	Himadri Singh Raghav, Anu Gupta, Sachin Maheshwari
Rok vydání:	2013
Předmět:	Delay calculation Universal logic NAND gate Hardware_PERFORMANCEANDRELIABILITY Power (physics) Reduction (complexity) CMOS Hardware_INTEGRATEDCIRCUITS Electronic engineering Logical effort Hardware_ARITHMETICANDLOGICSTRUCTURES Cadence Hardware_LOGICDESIGN Mathematics
Zdroj:	Communications in Computer and Information Science ISBN: 9783642420238 VDAT
Popis:	In this paper, an effort has been made to improve the delay of a gate by skewing the gates by choosing proper sizing. The expression for skewed logical effort has been derived for universal logic gates namely NOT, NAND and NOR for minimizing the delay. The validations for minimum delay through simulation was done on a chain of inverters. The improved skewed gates showed 10% - 20% delay reduction on a chain of inverters as compared with normal skewed gate, high and low skewed gates, whereas, an improvement of 20% - 25% when compared to skewed gates favoring a particular transition. All simulations are done using Spectre in Cadence environment in UMC90nm CMOS technology at 1V power supply.
Databáze:	OpenAIRE
Externí odkaz:	https://explore.openaire.eu/search/publication?articleId=doi_________::6c808c5a40ae6f65e8c996f7b6ce5b5e https://doi.org/10.1007/978-3-642-42024-5_14 Zobrazit plný text záznamu