| Autor: |
Alexandra Gourio, Surya Gupta, Akshay Kumar, Didier Gayraud, Laurent Vachez, Luc Palau, Piyush Jain, Jean-Christophe Buy, Abdelali El Amraoui, Giorgio Palma, Cyrille Dray, Nicolaas Van Winkelhoff |
| Rok vydání: |
2020 |
| Předmět: |
|
| Zdroj: |
DATE |
| DOI: |
10.23919/date48585.2020.9116202 |
| Popis: |
Spin Transfer Torque Magneto-resistive Random- Access Memory (STT-MRAM) is emerging as a promising substitute for flash memories due to scaling challenges for flash in process nodes beyond 28nm. STT-MRAM’s high endurance, fast speed and low power makes it suitable for wide variety of applications. An embedded MRAM (eMRAM) compiler is highly desirable to enable SoC designers to use eMRAM instances in their designs in a flexible manner. However, the development of an eMRAM compiler has added challenges of handling multi-fold higher density and maintaining analog circuits accuracy, on top of the challenges associated with conventional SRAM memory compilers. In this paper, we present a successful design methodology for a high density 128Mb eMRAM compiler in a 28nm fully depleted SOI (FDSOI) process. This compiler enables optimized eMRAM instance generation with varying capacity ranges, word-widths, and optional features like repair and error correction. eMRAM compiler design is achieved by evolving various architecture design, validations and characterization methods. A hierarchical and modular characterization methodology is presented to enable high accuracy characterization and industry-standard EDA view generation from the eMRAM compiler. |
| Databáze: |
OpenAIRE |
| Externí odkaz: |
|
