VLSI design of dual-mode Viterbi/turbo decoder for 3GPP
| Autor: | Fan-Min Li, Kai Huang, An-Yeu Wu, Pei-Ling Shen |
|---|---|
| Rok vydání: | 2004 |
| Předmět: |
Channel code
Polynomial code Iterative Viterbi decoding Computer science business.industry Data_CODINGANDINFORMATIONTHEORY Viterbi algorithm Computer Science::Hardware Architecture Soft-decision decoder Turbo equalizer symbols.namesake Viterbi decoder Convolutional code Turbo code Electronic engineering symbols Forward error correction business Computer hardware Decoding methods Soft output Viterbi algorithm Computer Science::Information Theory |
| Zdroj: | ISCAS (2) |
| DOI: | 10.1109/iscas.2004.1329386 |
| Popis: | In this paper, a prototype design of a dual-mode Viterbi/turbo decoder for 3rd generation wireless communication systems is proposed. By merging some similar modules in both the Viterbi decoder and the log-MAP turbo code decoder, we built one dual-mode decoder with both of these two functions. When the decoder operates in the turbo mode, early-termination control of the iteration process can reduce the power consumption without influencing the decoding accuracy. Besides, in order to conform to the CDMA2000 standard, our decoder can also perform as a reconfigurable Viterbi decoder. That is, our design meets the requirement of the multi generator polynomial convolutional code specification. The design provides an integrated FEC kernel for modern communication systems. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|