A low minimum detectable power, high dynamic range, V-Band CMOS millimeter-wave logarithmic power detector
| Autor: | Chien-Chang Chou, Huey-Ru Chuang, Wen-Chian Lai, Tzuen-Hsi Huang |
|---|---|
| Rok vydání: | 2017 |
| Předmět: |
010302 applied physics
Physics Log amplifier business.industry Dynamic range Amplifier Logarithmic growth Detector 020206 networking & telecommunications 02 engineering and technology 01 natural sciences Optics CMOS 0103 physical sciences 0202 electrical engineering electronic engineering information engineering Electronic engineering business High dynamic range V band |
| Zdroj: | 2017 IEEE MTT-S International Microwave Symposium (IMS). |
| DOI: | 10.1109/mwsym.2017.8058651 |
| Popis: | This paper presents a V-Band logarithmic power detector fabricated in 90-nm CMOS technology. The topology of successive detection logarithmic amplifier (SDLA) is adopted for high dynamic range. Instead of using traditional differential limiting amplifiers, millimeter-wave (MMW) amplifiers are applied for the gain cells to achieve the desired performance. A three-stage SDLA test key was implemented. The measured results at 52 GHz show that the dynamic range is 50 dB and the logarithmic errors are within ±1.5 dB. From 50 to 62 GHz, the dynamic range is better than 35 dB, and the logarithmic errors are within ±2 dB. The total power consumption and chip size are 20 mW and 0.66 mm2, respectively. Compared to the previously reported millimeter-wave (MMW) power detectors, the proposed work features a wider dynamic range and reasonably linear logarithmic curve response to RF input power. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|