Software-Based Self-Test for Small Caches in Microprocessors
| Autor: | Dimitris Gizopoulos, Antonis Paschalis, N. Kranitis, G. Theodorou |
|---|---|
| Rok vydání: | 2014 |
| Předmět: |
Snoopy cache
Hardware_MEMORYSTRUCTURES Cache coloring Computer science CPU cache Translation lookaside buffer Cache pollution Computer Graphics and Computer-Aided Design MESIF protocol Instruction set Smart Cache Computer architecture Write-once Memory footprint Page cache Cache Electrical and Electronic Engineering Cache algorithms Software |
| Zdroj: | IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 33:1991-2004 |
| ISSN: | 1937-4151 0278-0070 |
| Popis: | Nowadays, on-line testing is essential for modern microprocessors to detect latent defects that either escape manufacturing testing or appear during system operation. Small memories, such as L1 caches and translation lookaside buffers (TLBs) are not usually equipped with memory built-in self-test (MBIST) hardware. Software-based self-test (SBST) is a flexible and low-cost solution for on-line March test application and error detection in such small memories. Although, L1 caches and TLBs are small components, their reliable operation is crucial for the system performance due to the large penalties caused when L1 cache or TLB misses occur. In this paper, an SBST program development methodology is proposed for on-line testing of small cache memories in microprocessors. To overcome testability challenges that are due to the “hidden” or implicit operation of such memories, the proposed SBST methodology exploits: 1) existing special purpose instructions that modern instruction set architectures implement to access these cache arrays for debug-diagnostic (DD) purposes, termed hereafter direct cache access instructions and 2) performance monitoring and trap handling mechanisms. Besides, the proposed SBST methodology combines features that are crucial for on-line testing: a) compact test validation; b) simplified coding style; c) low invasiveness of the test program; and d) small memory footprint. The methodology is comprehensively demonstrated on the instruction and data L1 cache arrays and the instruction and data TLB arrays of OpenSPARC T1. Experimental results show that the exploitation of such DD instructions has a significant improvement of test time (up to 86% for instruction L1 cache, up to 87% for the data L1 cache, up to 37% for D-TLB, and up to 91% for I-TLB) when compared to SBST solutions that do not utilize these types of instructions. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|