| Autor: |
Wang Chen, Kelin Zhang, Quanyuan Feng, Hua Fan, Diao Xiaopeng, Li Dagang, Hailiang Xiong, Hadi Heidari, Lin Lishuang |
| Rok vydání: |
2018 |
| Předmět: |
|
| Zdroj: |
NGCAS |
| DOI: |
10.1109/ngcas.2018.8572141 |
| Popis: |
This paper presents a bit cycling method to improve the max root mean square (rms) value of differential nonlinearity (DNL) and the max rms value of integral nonlinearity (INL) for successive approximation register (SAR) analog-to-digital converter (ADC). Neither an additional DAC nor any complex correction algorithm are needed in this work, it is only necessary to switch between two different bit cycling modes, then it is possible to avoid the accumulation error of the capacitor mismatch caused by the same codes, so as to achieve the purpose of upgrading DNL and INL, and finally to improve the static linearity of SAR ADC. |
| Databáze: |
OpenAIRE |
| Externí odkaz: |
|
