| Autor: |
J-C. Barbe, Joris Lacord, M-A. Jaud, Sebastien Martinie, Thierry Poiroux, O. Rozeau, G. Le Carval, C. Le Royer |
| Rok vydání: |
2015 |
| Předmět: |
|
| Zdroj: |
2015 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD). |
| DOI: |
10.1109/sispad.2015.7292322 |
| Popis: |
Tunnel FETs (TFET) are promising candidates for integration in logic circuits at very low supply voltages. We report here a SPICE compact model that describes all regimes of the TFET transistor. The current contribution from source and drain sides is described by an original set of equations including the electrostatic behavior and the effect of superlinear onset. Finally, this model is implemented using Verilog-A language and compared with TCAD simulations. |
| Databáze: |
OpenAIRE |
| Externí odkaz: |
|
