Reliability of logic circuits under multiple simultaneous faults
| Autor: | Denis Teixeira Franco, Jean-François Naviner, Maí Correia R. de Vasconcelos, Lirida Alves de Barros Naviner |
|---|---|
| Rok vydání: | 2008 |
| Předmět: |
Combinational logic
Adder Computer science Hardware_PERFORMANCEANDRELIABILITY Integrated circuit law.invention Reliability engineering law Logic gate Hardware_INTEGRATEDCIRCUITS Electronic engineering Algorithm design Engineering design process Reliability (statistics) Hardware_LOGICDESIGN Electronic circuit |
| Zdroj: | 2008 51st Midwest Symposium on Circuits and Systems. |
| DOI: | 10.1109/mwscas.2008.4616787 |
| Popis: | The reliability of integrated circuits has become an unavoidable subject in the nanoscale era. The susceptibility of combinational logic circuits to faults is of increasing interest, and fast and accurate methods are necessary to take the reliability into account earlier in the design process. As circuits scale to nanometer dimensions, the probability of occurrence of multiple simultaneous faults becomes higher and cannot be neglected anymore. In this work, a signal probability reliability analysis (SPRA) algorithm is presented, allowing an evaluation of the reliability of logic circuits relating to multiple simultaneous faults. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|