Customization of a CISC processor core for low-power applications
| Autor: | You-Sung Chang, In-Cheol Park, Bong-Il Park, Chong-Min Kyung |
|---|---|
| Rok vydání: | 2003 |
| Předmět: |
Scheme (programming language)
Computer science business.industry Process (computing) Micro-operation Power (physics) Reduction (complexity) Embedded system Microcode Key (cryptography) Hardware_CONTROLSTRUCTURESANDMICROPROGRAMMING business computer Complex instruction set computing computer.programming_language |
| Zdroj: | ICCD |
| DOI: | 10.1109/iccd.1999.808420 |
| Popis: | This paper describes a core-customization process of a CISC processor core for a given application program. It aims at the power reduction in the CISC processor core by fully utilizing the microcode-based control scheme, that is one of the most characterizing features of a CISC processor The optimization process includes two key techniques, generation of application-specific complex instructions (ASCI) and low-power-oriented microcode-ROM compilation, which independently operate at the two different levels of optimization. As a means of architectural level of optimization, application-specific complex instructions are generated so as to reduce the activities of fetch and decode units, and in the point of physical level of optimization, the microcode-ROM is compiled to reduce the bit-line toggling for each microcode-ROM access. Our experimental results based on transistor-level simulation show the proposed techniques can jointly reduce the total power consumption of the CISC processor core by up to 41%. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|