| Autor: |
S. Karthick, P. Vijay Shankar, T. Jayakumar, G. Merlin Suba, Munleef Quadir, A. Thomas Paul Roy |
| Rok vydání: |
2023 |
| Předmět: |
|
| Zdroj: |
International Journal on Recent and Innovation Trends in Computing and Communication. 11:87-95 |
| ISSN: |
2321-8169 |
| DOI: |
10.17762/ijritcc.v11i2s.6032 |
| Popis: |
A novel data dispatching or communication technique based on circulating networks of any network IP is suggested for multi data transmission in multiprocessor systems using Networks-On-Chip (NoC). In wireless communication network management have some negatives have heavy data losses and traffic of data sending data while packet scheduling and low performance in the varied network due to workloads. To overcome the drawbacks, in this method proposed system is Integrated Shortest Path Search Algorithm (ISPSA) using mesh topologies. The message is sent to IP (Internet Protocol) in the network until the specified bus accepts it. Integrated Shortest Path Search Algorithm for communication between two nodes is possible at any one moment. On-chip wireless communications operating at specific frequencies are the most capable option for overcoming metal interconnects multi-hop delay and excessive power consumption in Network-on-Chip (NoC) devices. Each node can be indicated by a pair of coordinates (level, position), where the level is the tree's vertical level and the view point is its horizontal arrangement in the sequence of left to right. The output gateway node's n nodes are linked to two nodes in the following level, with all resource nodes located at the bottommost vertical level and the constraint of this topology is its narrow bisection area. The software Xilinx 14.5 tool by using that overall performance analysis of mesh topology, each method are reduced data losses with better accuracy although the productivity of the delay is decreased by 21 % was evaluated and calculated.. |
| Databáze: |
OpenAIRE |
| Externí odkaz: |
|
