500MS/s 4-b time interleaved SAR ADC using novel DAC architecture
| Autor: | G. Lakshminarayanan, B. Venkataramani, S. Ramasamy, Sanjay G. Talekar |
|---|---|
| Rok vydání: | 2009 |
| Předmět: |
Engineering
Spurious-free dynamic range business.industry Digital-to-analog converter Analog-to-digital converter Successive approximation ADC Hardware_PERFORMANCEANDRELIABILITY law.invention Capacitor CMOS law Nyquist stability criterion Hardware_INTEGRATEDCIRCUITS Electronic engineering Nyquist rate business |
| Zdroj: | 2009 1st Asia Symposium on Quality Electronic Design. |
| Popis: | The design and implementation details of a 4-bit time interleaved Successive approximation register (SAR) analog to digital converter (ADC) for UWB application is presented in this paper. Major contribution of this paper is the proposal for a novel digital to analog converter (DAC) architecture which reduces the area required for capacitors by a factor of three, while the maximum error due mismatch between capacitors is reduced by 33% compared to the architecture reported in the literature. The ADC is implemented in .18µm CMOS technology and has total power consumption of 17.6mw at sampling frequency of 500MS/s for an input swing of 1V peak to peak. Proposed SAR ADC gives SNDR of 23.7dB, SFDR of 31.5dB and THD of −32.2dB at Nyquist rate. The proposed ADC enables the input swing to be increased by 25% while maintaining Figure of merit same compared to a SAR ADC reported in the literature. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|