Extended Comparative Analysis of Flip-Flop Architectures for Subthreshold Applications in 28 nm FD-SOI
| Autor: | Snorre Aunet, Trond Ytterdal, Ali Asghar Vatanjou, Even Late |
|---|---|
| Rok vydání: | 2017 |
| Předmět: |
Computer Networks and Communications
Computer science Clock rate Silicon on insulator NAND gate Hardware_PERFORMANCEANDRELIABILITY 02 engineering and technology Multiplexer Process corners law.invention Artificial Intelligence law Hardware_INTEGRATEDCIRCUITS 0202 electrical engineering electronic engineering information engineering Flip-flop business.industry Subthreshold conduction 020208 electrical & electronic engineering Electrical engineering Transmission gate Hardware and Architecture Optoelectronics Inverter business Software Hardware_LOGICDESIGN Voltage |
| Zdroj: | Microprocessors and Microsystems. 48:11-20 |
| ISSN: | 0141-9331 |
| DOI: | 10.1016/j.micpro.2016.07.016 |
| Popis: | Nine D-type Flip-Flop (DFF) architectures were implemented in 28 nm FDSOI at a target, subthreshold, supply voltage of 200 mV. The goal was to identify promising DFFs for ultra low power applications. The single-transistor pass gate DFF, the PowerPC 603 DFF and the C 2 MOS DFF are considered to be the overall best candidates of the nine. The pass gate DFF had the lowest energy consumption per cycle for frequencies lower than 500 kHz and for supply voltages below 400 mV. It was implemented with the smallest physical footprint and it proved to be functional down to the lowest operating voltage of 65 mV in the typical process corner. During Monte Carlo (MC) process and mismatch simulations it was also found that the pass gate DFF is least prone to variations in both minimal setup- and minimal hold-time. Race conditions, during mismatch variations, occurred for the flip-flop that is constructed from NAND and inverter based multiplexers. The pass gate DFF is outperformed slightly when it comes to D-Q-based power-delay product and more significantly when it comes to the maximum clock frequency. The flip-flops having the shortest D-Q delays were the PowerPC 603 and the transmission gate D flip-flop, these also had the lowest D-Q-based power-delay of 26% and 30% respectively of that of the worst-case S 2 CFF power-delay product. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|
Full Text from ScienceDirect