Capture-Power-Safe Test Pattern Determination for At-Speed Scan-Based Testing
| Autor: | Yi-Hua Li, Ing-Chao Lin, Wei-Cheng Lien, Kuen-Jong Lee |
|---|---|
| Rok vydání: | 2014 |
| Předmět: | |
| Zdroj: | IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 33:127-138 |
| ISSN: | 1937-4151 0278-0070 |
| Popis: | During an at-speed scan-based test, excessive capture power may cause significant current demand, resulting in the IR-drop problem and unnecessary yield loss. Many methods address this problem by reducing the switching activities of power-risky patterns. These methods may not be efficient when the number of power-risky patterns is large or when some of the patterns require extremely high power. In this paper, we propose discarding all power-risky patterns and starting with power-safe patterns only. Our test generation procedure includes two processes, namely, test pattern refinement and low-power test pattern regeneration. The first process is used to refine the power-safe patterns to detect faults originally detected only by power-risky patterns. If some faults are still undetected after this process, the second process is applied to generate new power-safe patterns to detect these faults. The patterns obtained using the proposed procedure are guaranteed to be power-safe for the given power constraints. To the best of our knowledge, this is the first method that refines only the power-safe patterns to address the capture power problem. Experimental results on ISCAS'89 and ITC'99 benchmark circuits show that an average of 75% of faults originally detected only by power-risky patterns can be detected by refining power-safe patterns and that most of the remaining faults can be detected by the low-power test generation process. Furthermore, the required test data volume can be reduced by 12.76% on average with little or no fault coverage loss. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|