An Efficient Design of Sub-threshold Logic Circuits for Ultra Low Power VLSI Applications
| Autor: | Ramica Sharma, M. Swain, Irfan Ahmad Pindoo |
|---|---|
| Rok vydání: | 2016 |
| Předmět: |
Very-large-scale integration
Adiabatic circuit Multidisciplinary business.industry Subthreshold conduction Computer science Electrical engineering Hardware_PERFORMANCEANDRELIABILITY Energy consumption Computer Science::Hardware Architecture Integrated injection logic CMOS Low-power electronics Logic gate Hardware_INTEGRATEDCIRCUITS business Electronic circuit Voltage |
| Zdroj: | Indian Journal of Science and Technology. 9 |
| ISSN: | 0974-5645 0974-6846 |
| DOI: | 10.17485/ijst/2016/v9i48/106447 |
| Popis: | In this paper, we have provided one of the solutions for achieving ultra-low power goals. The technique used is Subthreshold region operation. This technique is useful in the applications where speed is of the secondary importance, and the low power requirement is of the prime concern. We have designed an ultra-low power sub-threshold circuits in which the voltage scaling is done below the threshold voltages. The reduction in energy consumption comes at the cost of the circuit performance. We analyzed the CMOS circuits in normal as well as sub-threshold regions and the results prove that there are orders of magnitude reduction in the power consumption. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|