Layout-aware simulation of soft errors in sub-100 nm integrated circuits
| Autor: | Anton O. Balbekov, S. G. Bobkov, Maxim S. Gorbunov |
|---|---|
| Rok vydání: | 2016 |
| Předmět: |
Digital electronics
Computer science business.industry Schematic 02 engineering and technology Integrated circuit Current source 021001 nanoscience & nanotechnology 01 natural sciences Integrated circuit layout law.invention 010309 optics law 0103 physical sciences Electronic engineering Sensitivity (control systems) 0210 nano-technology business IC layout editor Electronic circuit |
| Zdroj: | SPIE Proceedings. |
| ISSN: | 0277-786X |
| DOI: | 10.1117/12.2266880 |
| Popis: | Single Event Transient (SET) caused by charged particle traveling through the sensitive volume of integral circuit (IC) may lead to different errors in digital circuits in some cases. In technologies below 180 nm, a single particle can affect multiple devices causing multiple SET. This fact adds the complexity to fault tolerant devices design, because the schematic design techniques become useless without their layout consideration. The most common layout mitigation technique is a spatial separation of sensitive nodes of hardened circuits. Spatial separation decreases the circuit performance and increases power consumption. Spacing should thus be reasonable and its scaling follows the device dimensions’ scaling trend. This paper presents the development of the SET simulation approach comprised of SPICE simulation with “double exponent” current source as SET model. The technique uses layout in GDSII format to locate nearby devices that can be affected by a single particle and that can share the generated charge. The developed software tool automatizes multiple simulations and gathers the produced data to present it as the sensitivity map. The examples of conducted simulations of fault tolerant cells and their sensitivity maps are presented in this paper. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|