RISC-V Based MPSoC Design Exploration for FPGAs: Area, Power and Performance
| Autor: | Diana Gohringer, Muhammad Ali, Pedram Amini Rad |
|---|---|
| Rok vydání: | 2020 |
| Předmět: |
Speedup
business.industry Computer science Image processing 02 engineering and technology Modular design MPSoC Porting 020202 computer hardware & architecture High memory Embedded system RISC-V 0202 electrical engineering electronic engineering information engineering 020201 artificial intelligence & image processing business Field-programmable gate array |
| Zdroj: | Applied Reconfigurable Computing. Architectures, Tools, and Applications ISBN: 9783030445331 ARC |
| DOI: | 10.1007/978-3-030-44534-8_15 |
| Popis: | Modern image processing applications, like object detection or image segmentation, require high computation and have high memory requirements. For ASIC-/FPGA-based architectures, hardware accelerators are a promising solution, but they lack flexibility and programmability. To fulfill flexibility, computational and memory intensive characteristics of these applications in embedded systems, we propose a modular and flexible RISC-V based MPSoC architecture on Xilinx Zynq Ultrascale+ MPSoC. The proposed architecture can be ported to other Xilinx FPGAs. Two neural networks (Lenet-5 and Cifar-10 example) were used as test applications to evaluate the proposed MPSoC architectures. To increase the performance and efficiency, different optimization techniques were adapted on the MPSoC and results were evaluated. 16-bit fixed-point parameters were used to have a compression of 50% in data size and algorithms were parallelized and mapped on the proposed MPSoC to achieve higher performance. A 4x parallelization of a NN algorithm on the proposed MPSoC resulted in 3.96x speed up and consumed 3.61x less energy as compared to a single soft-core processor setup. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|