Single clock square root algorithm based on binomial series and its FPGA implementation
| Autor: | Peter Kubinec, Vladimir Stofanik, Oldrich Ondracek, Tomas Bagala, Miroslav Hagara, Radovan Stojanovic, Adam Fibich |
|---|---|
| Rok vydání: | 2018 |
| Předmět: |
Signal processing
Computer science business.industry 020208 electrical & electronic engineering Binary number 02 engineering and technology Division (mathematics) 020202 computer hardware & architecture Computer Science::Hardware Architecture Square root Methods of computing square roots 0202 electrical engineering electronic engineering information engineering Multiplication Hardware_ARITHMETICANDLOGICSTRUCTURES Arithmetic business Field-programmable gate array Digital signal processing |
| Zdroj: | MECO |
| DOI: | 10.1109/meco.2018.8406022 |
| Popis: | Signal processing is frequently discussed topic nowadays. Digital Signal Processors (DSP) or Field Programmable Gate Array (FPGA) can process data at high rates. Arithmetic operations such as addition, subtraction, multiplication, division or square root are often used in DSP and FPGA. Several algorithms for square root computation on FPGA were designed in past years. This paper describes a proposal of single clock square root algorithm applicable on FPGA. The algorithm is formulated generally for any number of bits. Simulations and experiments for 16-bits binary numbers have confirmed that obtained results are equal to square root values rounded to nearest integer. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|