Design of a high speed Vedic multiplier and square architecture based on Yavadunam Sutra
| Autor: | A. Deepa, C. N. Marimuthu |
|---|---|
| Rok vydání: | 2019 |
| Předmět: |
Multidisciplinary
Computer science 020209 energy 020208 electrical & electronic engineering Binary multiplier 02 engineering and technology Multiplier (Fourier analysis) Mathematical challenges Vedic square 0202 electrical engineering electronic engineering information engineering Hardware_ARITHMETICANDLOGICSTRUCTURES Architecture Arithmetic Spartan Field-programmable gate array |
| Zdroj: | Sādhanā. 44 |
| ISSN: | 0973-7677 0256-2499 |
| DOI: | 10.1007/s12046-019-1180-3 |
| Popis: | In current day situation we come across numerous mathematical challenges. This could be overwhelmed by the Vedic Mathematics. Vedic Mathematics is an ancient approach to solve problems in a rapid manner. In this paper the design of a novel Vedic square and multiplier architecture based on Yavadunam Sutra is proposed. Yavadunam is a squaring sutra of the Vedic Mathematics. We have designed a generic architecture for this squaring sutra and have designed a high speed Vedic binary multiplier architecture using the principles of Yavadunam sutra. The proposed multiplier offers significant improvement in speed. Xilinx Spartan FPGA is used to design and realize the architecture and the Synopsys device with 90 nm and 180 nm technology is used to synthesize the same. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|
Full text from SpringerLink