A double data rate architecture for OFDM based wireless consumer devices
| Autor: | O. Cadenas, Robert Simon Sherratt |
|---|---|
| Rok vydání: | 2010 |
| Předmět: |
business.industry
Computer science Underclocking ComputerSystemsOrganization_COMPUTER-COMMUNICATIONNETWORKS Clock rate Digital clock manager USB law.invention law Logic gate Media Technology Baseband Electronic engineering Wireless Codec Electrical and Electronic Engineering Double data rate business Field-programmable gate array |
| Zdroj: | IEEE Transactions on Consumer Electronics. 56:23-26 |
| ISSN: | 0098-3063 |
| DOI: | 10.1109/tce.2010.5439121 |
| Popis: | The creation of OFDM based Wireless Personal Area Networks (WPANs) has allowed the development of high bit-rate wireless communication devices suitable for streaming High Definition video between consumer products, as demonstrated in Wireless-USB and Wireless-HDMI. However, these devices need high frequency clock rates, particularly for the OFDM, FFT and symbol processing sections resulting in high silicon cost and high electrical power. The high clock rates make hardware prototyping difficult and verification is therefore very important but costly. Acknowledging that electrical power in wireless consumer devices is more critical than the number of implemented logic gates, this paper presents a Double Data Rate (DDR) architecture for implementation inside a OFDM baseband codec in order to reduce the high frequency clock rates by a complete factor of 2. The presented architecture has been implemented and tested for ECMA-368 (Wireless- USB context) resulting in a maximum clock rate of 264MHz instead of the expected 528MHz clock rate existing anywhere on the baseband codec die. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|