| Autor: |
Hirokazu Kato, J. Maniscalco, Kazumichi Tsumura, D. Horak, John C. Arnold, Guillaume Landie, Shyng-Tsong Chen, Hideyuki Tomizawa, Hosadurga Shobha, O. van der Straten, Muthumanickam Sankarapandian, Sean D. Burns, Takamasa Usui, Terry A. Spooner, Yunpeng Yin, Tuan A. Vo, Chiew-seng Koay, Matt Colburn, M. Tagami, James J. Kelly, M. Ishikawa |
| Rok vydání: |
2011 |
| Předmět: |
|
| Zdroj: |
2011 IEEE International Interconnect Technology Conference. |
| DOI: |
10.1109/iitc.2011.5940305 |
| Popis: |
A self-aligned via(SAV) process was employed to build 64nm pitch Dual-Damascene(DD) interconnects using a pitch split double exposure pattering scheme to form the Cu lines. TiN hardmask (HM) density and thickness were optimized to achieve the SAV process and DD structure build. We present STEM cross sections of the structures after TiN HM deposition, HM open and DD RIE to determine the minimum required TiN HM thickness for the SAV process. We characterized the TiN loss for each RIE step from cross section results and defined the optimal TiN thickness for 64nm pitch interconnects. Using the optimized TiN thickness, we fabricated DD structures and compared the metal-to-via short electrical performance for SAV and non-SAV processes to show the overlay (OL) impact on shorts yield. Structures fabricated using the SAV process have excellent yield regardless of the degree of via misalignment in the SAV direction since no via CD growth occurs in the constrained SAV direction, while those processed with a non-SAV scheme show via yield degradation with increasing via misalignment. Also, with respect to misalignment in the non-SAV direction, there were no significant electrical differences between structures made using SAV and non-SAV approaches. |
| Databáze: |
OpenAIRE |
| Externí odkaz: |
|
