The AMD 'Zen 2' Processor
Autor: | Mahesh Subramony, Dan Bouvier, David N. Suggs |
---|---|
Rok vydání: | 2020 |
Předmět: |
Computer science
CPU cache 02 engineering and technology Branch predictor computer.software_genre 020202 computer hardware & architecture Microarchitecture Hardware and Architecture Server Scalability 0202 electrical engineering electronic engineering information engineering Operating system Cache Electrical and Electronic Engineering computer Software |
Zdroj: | IEEE Micro. 40:45-52 |
ISSN: | 1937-4143 0272-1732 |
Popis: | The “Zen 2” processor is designed to meet the needs of diverse markets spanning server, desktop, mobile, and workstation. The core delivers significant performance and energy-efficiency improvements over “Zen” by microarchitectural changes including a new TAGE branch predictor, a double-size op cache, and a double-width floating-point unit. Building upon the core design, a modular chiplet approach provides flexibility and scalability up to 64 cores per socket with a total of 256 MB of L3 cache. |
Databáze: | OpenAIRE |
Externí odkaz: |