A 28 nm High-k/MG Heterogeneous Multi-Core Mobile Application Processor With 2 GHz Cores and Low-Power 1 GHz Cores
Autor: | Ryo Mori, Toshiharu Saito, Kazuki Fukuoka, Masaki Fujigaya, Toshihiro Hattori, Midori Nagayama, Mitsuhiko Igarashi, Takeshi Kataoka, Masaaki Taniguchi, Hiroshi Kishibe, Toshifumi Uemura, Koji Nii, Kohei Wakahara |
---|---|
Rok vydání: | 2015 |
Předmět: |
Power management
Engineering business.industry Clock rate Hardware_PERFORMANCEANDRELIABILITY Threshold voltage Dynamic demand Hardware_INTEGRATEDCIRCUITS Electronic engineering CPU core voltage Static random-access memory Electrical and Electronic Engineering business Voltage drop Leakage (electronics) |
Zdroj: | IEEE Journal of Solid-State Circuits. 50:92-101 |
ISSN: | 1558-173X 0018-9200 |
Popis: | This paper presents power management and low power techniques of our heterogeneous quad/octa-core mobile application processor (AP). This AP has a combination of high-performance 2 GHz cores and energy-efficient 1 GHz cores. The maximum performance in the octa-core configuration is 35,600 DMIPS. The key design highlights are as follows. 1) Using a dedicated PLL and H-tree clock in the high-performance CPU achieves both 2 GHz operation and reduced dynamic power. 2) A low-leakage SRAM in a 28 nm HPM process is used and the leakage current of the peripheral circuits of the SRAM macro is optimized via multiple threshold voltages (Vt) and gate lengths (Lg), resulting in 24% leakage reduction of L1 cache. 3) The effects of process and voltage variations are accurately corrected by an on-chip process sensor and direct sensing of the voltage in the power mesh of the chip. 20% dynamic power reduction, 29% leakage power reduction and 40 mV improvement of minimum operation voltage are achieved. 4) An enhanced CPU clock control mechanism is employed, which uses an on-chip delay sensor to reduce AC voltage drop. 5) The heterogeneous CPU architecture maintains high performance even during thermal throttling. |
Databáze: | OpenAIRE |
Externí odkaz: |