A 14bit 320MS/s pipelined-SAR ADC based on multiplexing of dynamic amplifier
| Autor: | Honghao Chu, Fule Li |
|---|---|
| Rok vydání: | 2017 |
| Předmět: |
Comparator
Computer science Amplifier Successive approximation ADC Multiplexing law.invention body regions Capacitor Parasitic capacitance CMOS Interference (communication) Hardware_GENERAL law Hardware_INTEGRATEDCIRCUITS Electronic engineering Hardware_ARITHMETICANDLOGICSTRUCTURES skin and connective tissue diseases |
| Zdroj: | ASICON |
| DOI: | 10.1109/asicon.2017.8252554 |
| Popis: | A 320MS/s 14bit pipelined SAR ADC in 40nm CMOS technology is presented in this paper. Considering the non-ideal factor of key nodes caused by many modules connected to them, and mismatch between inter-stage residue amplifier and comparator in SAR ADC, both of them have bad effect on the performance of the pipelined SAR ADC. To solve these problems, this design uses dynamic amplifier alternately functioned as the pre-amplifier in the comparator for background gain calibration, the pre-amplifier in the comparator for SAR ADC conversion and the inter-stage residue amplifier. The multiplexing of dynamic amplifier relieve the interference of key nodes and the parasitic capacitance of capacitor array top plate. And a background gain calibration scheme is proposed for the dynamic amplifier. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|