Personalization of the architecture produced by High Level Synthesis for the RT Level
| Autor: | Pistorius, R., P. Vijayaraghavan, V., Kission, P., Jerraya, A. A. |
|---|---|
| Přispěvatelé: | Techniques of Informatics and Microelectronics for integrated systems Architecture (TIMA), Institut polytechnique de Grenoble - Grenoble Institute of Technology (Grenoble INP)-Centre National de la Recherche Scientifique (CNRS)-Université Grenoble Alpes (UGA), Techniques de l'Informatique et de la Microélectronique pour l'Architecture des systèmes intégrés (TIMA), Université Joseph Fourier - Grenoble 1 (UJF)-Institut polytechnique de Grenoble - Grenoble Institute of Technology (Grenoble INP )-Centre National de la Recherche Scientifique (CNRS), Torella, Lucie |
| Jazyk: | angličtina |
| Rok vydání: | 1996 |
| Předmět: | |
| Zdroj: | International Workshop on Logic and Architecture Synthesis (IWLAS'96) International Workshop on Logic and Architecture Synthesis (IWLAS'96), Dec 1996, Grenoble, France |
| Popis: | International audience; In this paper we introduce an extension of behavioral synthesis to the configuration of an entire system by regrouping synthesizable and nonsynthesizable blocks and by using the concepts of architecture personalization. This renders the resulting architecture at the register transfer level more flexible. The main issue of the architecture personalization is the generation of complete system descriptions compatible with existing RTL simulation and synthesis tools. The personalization scheme presented has been integrated within the Amical behavioral synthesis environment and has been applied successfully to several examples. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|