Fault-tolerant programmable logic array for nanoelectronics
| Autor: | Flak, Jacek, Laiho, M. |
|---|---|
| Jazyk: | angličtina |
| Rok vydání: | 2012 |
| Předmět: | |
| Zdroj: | Flak, J & Laiho, M 2012, ' Fault-tolerant programmable logic array for nanoelectronics ', International Journal of Circuit Theory and Applications, vol. 40, no. 12, pp. 1233-1247 . https://doi.org/10.1002/cta.1795 |
| DOI: | 10.1002/cta.1795 |
| Popis: | This paper presents the architecture for a nanoelectronic logic system in which a regular array of logic gates with programmable interconnections is accompanied by a data transmitter and receiver as well as program registers and a controller. Binary programmable interconnections assure system versatility by providing the means of computing different logic operations. They also allow setting the redundancy level via the number of columns clustered to compute a certain function. A system operation is explained and visualized with a number of examples. The embedded scheme of fault tolerance can effectively mitigate permanent, as well as transient, faults. Some implementation and performance aspects are approached through simulations of single‐electron tunneling structures. However, the proposed architectural concept is generic and can be applied to systems implemented with alternative nanotechnologies. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|