| Autor: |
Mal, Prosenjit, Chokhani, Arvind, Vagheeswar, V. Sathya, Kumar, Shankar K., Cantin, Jason F., Beyette, Fred R. |
| Zdroj: |
Optical Engineering; May 2004, Vol. 43 Issue: 5 p1121-1127, 7p |
| Abstrakt: |
The ever-increasing demand for communication bandwidth and system interconnectivity has been a motivating factor behind the integration of optoelectronics devices and conventional data processing circuitry. Based on the smart-pixel architectures first developed in the last decade, the architecture presented here monolithically integrates optical sensors with silicon CMOS-based circuitry to produce a generically programmable smart-pixel array. Two generations of the architecture are described and compared. We have proposed a reconfigurable photonic information-processing chip based on photonic VLSI device technology. Integrating detectors into a SIMD array removes the bottleneck associated with fetching slices of data. By fabricating the detectors along with logic circuits in a bulk CMOS process, the cost is minimized. The modular nature of the array organization facilitates replication of the configurable architecture for smart-pixel research (CASPR) concept into large arrays without a significant increase in design overhead. Thus, the CASPR architecture can provide the maximum flexibility associated with a reconfigurable smart-pixel array. Finally, we implement two design iterations of the CASPR architecture and show how the architecture might be used in a page-oriented optical data processing application. © 2004 Society of Photo-Optical Instrumentation Engineers. |
| Databáze: |
Supplemental Index |
| Externí odkaz: |
|
