A generic systolic array building block for neural networks with on-chip learning.
| Autor: | Lehmann, C., Viredaz, M., Blayo, F. |
|---|---|
| Zdroj: | IEEE Transactions on Neural Networks; 1993, Vol. 4 Issue 3, p400-407, 8p |
| Databáze: | Complementary Index |
| Externí odkaz: |
|