Design of low power and high speed comparator with sub-32-nm Double Gate-MOSFET.
| Autor: | Bhumireddy, V.R., Shaik, K.A., Amara, A., Sen, S., Parikh, C.D., Nagchoudhuri, D., Ioinovici, A. |
|---|---|
| Zdroj: | 2013 IEEE International Conference on Circuits & Systems (ICCAS); 2013, p1-4, 4p |
| Databáze: | Complementary Index |
| Externí odkaz: |
|