Timing-constrained minimum area/power FPGA memory mapping.
| Autor: | Du, Fangqing, Lin, Colin Yu, Cui, Xiuhai, Sun, Jiabin, Liu, Feng, Liu, Fei, Yang, Haigang |
|---|---|
| Zdroj: | 2013 23rd International Conference on Field programmable Logic & Applications; 2013, p1-4, 4p |
| Databáze: | Complementary Index |
| Externí odkaz: |
|