A 768 k embedded DRAM for 1.244 Gb/s ATM switch in a 0.8 /spl mu/m logic process.
| Autor: | Gillingham, P., Hold, B., Mes, I., O'Connell, C., Schofield, P., Skjaveland, K., Torrance, R., Wojcicki, T., Chow, H. |
|---|---|
| Zdroj: | 1996 IEEE International Solid-State Circuits Conference Digest of TEchnical Papers, ISSCC; 1996, p262-263, 2p |
| Databáze: | Complementary Index |
| Externí odkaz: |
|