| Autor: |
Rajendran, Resmi, Shastry, Pavan |
| Zdroj: |
2012 International Conference on Signal Processing & Communications (SPCOM); 1/ 1/2012, p1-5, 5p |
| Abstrakt: |
A conventional synchronous single processor decoder system can no longer cater to the demands of the market in terms of processing speed. A modern asynchronous multiprocessor architecture partitions the decoding functions into different processing cores so that real time decoding of high mega pixel streams is achieved by parallel execution. The number of processor cores is a balance between chip area, processing Mhz requirements and the latency incurred in the pipeline. Error handling on a modern asynchronous multiprocessor architecture is far more involved compared to its synchronous counterparts. This paper presents a software design and methodology in order to achieve better error resilience and concealment quality in a High Profile H.264 Universal Decoder on an asynchronous multiprocessor architecture. It involves robust error handling and error recovery, detection and handling of possible start code overrun, overcoming limitations due to the extremely efficient software design, improved error detection logic, and improvements in End of Picture Detection. Average PSNR improvement of 0.35 dB and maximum 4 dB has been obtained by these techniques, when tested on an error stream test suite of more than 100 randomly corrupted streams. [ABSTRACT FROM PUBLISHER] |
| Databáze: |
Complementary Index |
| Externí odkaz: |
|
