Automatic generation of synthesizable hardware implementation from high level RVC-cal description.

Autor: Jerbi, Khaled, Raulet, Mickael, Deforges, Olivier, Abid, Mohamed
Zdroj: 2012 IEEE International Conference on Acoustics, Speech & Signal Processing (ICASSP); 1/ 1/2012, p1597-1600, 4p
Abstrakt: Data process algorithms are increasing in complexity especially for image and video coding. Therefore, hardware development using directly hardware description languages (HDL) such as VHDL or Verilog is a difficult task. Current research axes in this context are introducing new methodologies to automate the generation of such descriptions. In our work we adopted a high level and target-independent language called CAL (Caltrop Actor Language). This language is associated with a set of tools to easily design dataflow applications and also a hardware compiler to automatically generate the implementation. Before the modifications presented in this paper, the existing CAL hardware back-end did not support some high-level features of the CAL language. Consequently, high-level designed actors had to be manually transformed to be synthesizable. In this paper, we introduce a general automatic transformation of CAL descriptions to make these structures compliant and synthesizable. This transformation analyses the CAL code, detects the target features and makes the required changes to obtain synthesizable code while keeping the same application behavior. This work resolves the main bottleneck of the hardware generation flow from CAL designs. [ABSTRACT FROM PUBLISHER]
Databáze: Complementary Index