Design sensitivity of single event transients in scaled logic circuits.
Autor: | Velamala, Jyothi, LiVolsi, Robert, Torres, Myra, Cao, Yu |
---|---|
Zdroj: | 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC); Jun2011, p694-699, 6p |
Databáze: | Complementary Index |
Externí odkaz: |