An approach to mapping the timing behavior of VLSI circuits on emulators.
| Autor: | Bazargan Sabet, P., Vuillemin, L. |
|---|---|
| Zdroj: | Proceedings 12th International Workshop on Rapid System Prototyping. RSP 2001; 2001, p168-173, 6p |
| Databáze: | Complementary Index |
| Externí odkaz: |
|